

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/007,300	11/08/2001	Keiji Jono	KM1-003	4689
21567	7590 09/25/2003			
WELLS ST. JOHN P.S. 601 W. FIRST AVENUE, SUITE 1300 SPOKANE, WA 99201			EXAMINER	
			TRAN, THIEN F	
			ART UNIT	PAPER NUMBER
			2811	
			DATE MAILED: 09/25/2003	3

Please find below and/or attached an Office communication concerning this application or proceeding.

		$\beta\gamma$				
	Application No.	Applicant(s)				
Office Action Summany	10/007,300	JONO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thien Tran	2811				
The MAILING DATE f this communication appears on the c versh et with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status						
1) Responsive to communication(s) filed on 13.	<u>June 2003</u> .					
2a)⊠ This action is FINAL. 2b)□ Th	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims						
4)⊠ Claim(s) <u>33-51,53-58,60-66 and 68-72</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>33-51,53-58,60-66 and 68-72</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>13 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No.						
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
<ul> <li>a) ☐ The translation of the foreign language provisional application has been received.</li> <li>15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.</li> </ul>						
Attachment(s)						
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449) Paper No(s) 6</li> </ol>	5) Notice of Informal	ry (PTO-413) Paper No(s) Patent Application (PTO-152)				

#### **DETAILED ACTION**

The drawings were received on 06/13/03. These drawings are approved.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 42-47 and 70 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu et al. (USPN 5,994,198) in view of Sakai et al. (USPN 6,274,457).

Hsu et al. discloses a trench isolation structure (Fig. 11) formed in a semiconductor comprising a shallow trench isolation STI, wherein a bottom portion of the trench STI is doped with field implant. Hsu et al. does not disclose the trench isolation STI comprising a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and second isolation trench portions. Sakai et al. discloses a trench isolation structure (Fig. 7) formed in a semiconductor 1 comprising a first isolation trench portion 11a having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle A1; a second isolation trench portion 11 within and extending below the first isolation trench

portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle A2 with respect to the surface that is greater than the first angle; and a dielectric material 4 filling the first and second isolation trench portions. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to substitute the STI of Hsu et al. with an isolation trench as taught by Sakai et al. comprising a first isolation trench portion 11a having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle A1; a second isolation trench portion 11 within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle A2 with respect to the surface that is greater than the first angle; and a dielectric material 4 filling the first and second isolation trench portions in order to ensure required device isolation characteristics and obtain good electrical characteristics. As a result, the structure provides an isolation trench having plural profile angles and a doped region at the bottom of the isolation structure.

Regarding claim 43, at least some of the first isolation trench portion forms a substantially straight linear segment.

Regarding claims 44 and 45, the first angle A1 and the second angle A2 are within the claimed range.

Regarding claim 46, the first depth is between five and fifty percent of a total trench depth.

Application/Control Number: 10/007,300

Art Unit: 2811

Regarding claim 47, Hsu et al. discloses the trench isolation structure being formed in a memory integrated circuit (DRAM memory array).

Regarding claim 70, Sakai et al. further discloses the first isolation trench portion 11a having a trench depth of 300 angstroms and a first angle of about 45 degrees. With a selected depth of 300 angstroms and a selected angle of 45 degrees, the first sidewall is calculated to have a length of 424 angstroms.

Regarding claims 71 and 72, Sakai et al. does not disclose the first angle of about 35 and 40 degrees. It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the first angle of 35 and 40 degrees, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Claims 42-47, 71 and 72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu et al. (USPN 5,994,198) in view of Murakami et al. (USPN 6,081,662).

Hsu et al. discloses a trench isolation structure (Fig. 11) formed in a semiconductor comprising a shallow trench isolation STI, wherein a bottom portion of the trench STI is doped with field implant. Hsu et al. does not disclose the trench isolation STI comprising a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall

Page 5

intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and second isolation trench portions. Murakami et al. discloses a trench isolation structure 6 of Fig. 13 formed in a semiconductor 1 comprising a first isolation trench portion having a first depth D and having a first sidewall intersecting a surface of the semiconductor at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material 8 filling the first and second isolation trench portions. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to substitute the STI of Hsu et al. with an isolation trench 6 as taught by Murakami et al. comprising a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material 8 filling the first and second isolation trench portions in order to relax electric field concentration at the edge of the trench isolation and to suppress generation of an inverse narrow channel effect. As a result, the structure provides an isolation trench having plural profile angles and a doped region at the bottom of the isolation structure.

Application/Control Number: 10/007,300

Art Unit: 2811

Regarding claim 43, at least some of the first isolation trench portion forms a substantially straight linear segment.

Regarding claims 44 and 45, the first angle and the second angle are within the claimed range.

Regarding claim 46, the first depth is between five and fifty percent of a total trench depth.

Regarding claim 47, Hsu et al. discloses the trench isolation structure being formed in a memory integrated circuit (DRAM memory array).

Regarding claims 71 and 72, Murakami et al. further discloses the first isolation trench portion having a trench depth D of less than or equal 500 angstroms and length L of greater than or equal 500 angstroms. With a selected depth of less than 500 angstroms and a selected length L of greater than 500 angstroms, the first angle is calculated to have an angle less than 45 degrees including 35 and 40 degrees.

Claims 33-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noguchi (USPN 5,969,393) in view of Sakai et al. (USPN 6,034,409).

Noguchi discloses a trench isolated transistor (Figs. 2A-2B) comprising first and second isolation trenches each disposed on a respective side of a portion of silicon 101, a gate 108 extending across the silicon portion from the first isolation trench to the second isolation trench; and source and drain regions 109 extending between the first and second isolation trenches and across the silicon portion, the source region being disposed adjacent one side of the gate and the drain region being disposed adjacent another side of the gate that is opposed to the one side. Noguchi does not disclose the

Page 7

first and second isolation trenches each comprising a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and second isolation trench portions. Sakai et al. as described above discloses a trench isolation structure comprising a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and second isolation trench portions. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the first and second isolation trenches of Noguchi using the trench isolation structure as taught by Sakai et al. so that the first and second isolation trenches each comprises a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the silicon at a first angle; a second isolation trench portion within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle with respect to the surface that is greater than the first angle; and a dielectric material filling the first and

second isolation trench portions in order to ensure sufficient device isolation characteristics and obtain good electrical characteristics. Sakai et al. further discloses the first isolation trench portion 11a having a trench depth of 300 angstroms and a first angle of about 45 degrees. With a selected depth of 300 angstroms and a selected angle of 45 degrees, the first sidewall is calculated to have a length of 424 angstroms.

Regarding claim 34, at least some of the first sidewall forms a substantially straight linear segment.

Regarding claims 35, 36, 39 and 40, the first angle A1 and the second angle A2 are within the claimed range.

Regarding claim 37, the first depth is between five and fifty percent of a total trench depth.

Regarding claim 38, the dielectric material filling the first and second isolation trench portions has a planar surface.

Claims 41, 48-51, 53-54, 62-66 and 68-69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noguchi (USPN 5,969,393) and Sakai et al. (USPN 6,034,409) as applied to claims 33-40 above, and further in view of Wang et al. (USPN 6,171,924).

Noguchi in view of Sakai et al. as described above disclose a trench-isolated transistor but do not disclose the trench isolated transistor being formed as a part of a DRAM memory cell that comprises a transistor and a storage capacitor. However, a DRAM memory cell is well known structure in the semiconductor device as shown for example by Wang et al. Wang et al. discloses a memory cell (Fig. 1) including a

capacitor; a transistor having a gate, a drain and a source, the source being coupled to one terminal of the capacitor; a bitline coupled to the drain, and a wordline coupled to the gate. Therefore, it would have been obvious to form the trench isolated transistor structure as taught by Noguchi and Sakai et al. as a part of the memory cell of Wang et al. in order to ensure required device isolation characteristics and to obtain good electrical characteristics. Sakai further discloses the first angle comprising about 45 degrees. The modified Noguchi does not disclose the first angle comprising about 35 or about 40 degrees. It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the first angle of about 35 or 40 degrees, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Regarding claims 53 and 62, the selected first depth is 300 angstroms and the selected second depth is 500 angstroms. As a result, a total trench depth is 800 angstroms and the first depth is between five and fifty percent of a total trench depth.

Regarding claims 49 and 63, Noguchi discloses the gate comprises polysilicon.

Regarding claims 50 and 64, at least some of the first sidewall forms a substantially straight linear segment.

Regarding claims 51, 65 and 66, the first angle A1 and the second angle A2 are within the claimed range.

Regarding claims 54 and 68, the memory cell is included within a DRAM integrated circuit.

Application/Control Number: 10/007,300

Art Unit: 2811

Regarding claim 69, the second isolation trench comprises a third isolation trench portion having the first depth and having a third sidewall intersecting the surface at the first angle; a fourth isolation trench portion within and extending below the third isolation trench portion, the fourth isolation trench portion having the second depth and including a fourth sidewall intersecting the third sidewall at the second angle.

Claims 55-58 and 60-61 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noguchi (USPN 5,969,393) and Sakai et al. (USPN 6,034,409) and Wang et al. (USPN 6,171,924) as applied to claims 48-51 and 53-54 above, and further in view of Kim (USPN 6,154,417).

The combined Noguchi, Sakai et al. and Wang et al. references as described above disclose a DRAM memory device but do not specifically disclose the DRAM memory device further comprising address decoding circuitry, a group of bitlines coupled to the address decoding circuitry and extending in a first direction; a group of wordlines coupled to the address decoding circuitry and extending in a second direction, each wordline in the group of wordlines intersecting each of the bitlines in the group of bitlines once at an intersection. However, a DRAM memory device comprising address decoding circuitry, a group of bitlines coupled to the address decoding circuitry and extending in a first direction; a group of wordlines coupled to the address decoding circuitry and extending in a second direction, each wordline in the group of wordlines intersecting each of the bitlines in the group of bitlines once at an intersection is widely used and known in the art as shown for example by Kim (see Fig. 1). Therefore, forming the DRAM device comprising conventional elements like address decoding

circuitry, a group of bitlines coupled to the address decoding circuitry and extending in a first direction; a group of wordlines coupled to the address decoding circuitry and extending in a second direction, each wordline in the group of wordlines intersecting each of the bitlines in the group of bitlines once at an intersection would have been obvious modification in order to read, write data to all memory cells in the memory array more efficiently.

Regarding claim 57, Noguchi discloses the gate comprises polysilicon.

Regarding claim 56, at least some of the first sidewall forms a substantially straight linear segment.

Regarding claims 58 and 59, the first angle A1 and the second angle A2 are within the claimed range.

Regarding claim 60, the first depth is between five and fifty percent of a total trench depth.

Regarding claim 61, the dielectric material filling the first and second isolation trench portions includes a planar outer surface.

## Response to Arguments

Applicant's arguments with respect to claims 33-51, 53-58, 60-66 and 68-72 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Application/Control Number: 10/007,300 Page 12

Art Unit: 2811

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37

CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thien Tran whose telephone number is (703) 308-4108. The examiner can normally be reached on 8:30AM - 5:00PM Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

12m / pour

TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

tt August 27, 2003